...
首页> 外文期刊>Journal of Engineering, Design and Technology >Bus encoder design for crosstalk and power reduction in RLC modelled VLSI interconnects
【24h】

Bus encoder design for crosstalk and power reduction in RLC modelled VLSI interconnects

机译:用于RLC建模的VLSI互连的串扰和功耗降低的总线编码器设计

获取原文
获取原文并翻译 | 示例
           

摘要

Purpose - This paper aims to reduce the worst-case crosstalk effects for resistance, inductance and capacitance (RLC) interconnects using the bus encoding technique. In current nanoscale technology, power dissipation, propagation delay and crosstalk performance of interconnects determine the overall performance of a chip. Signal integrity issues due to crosstalk in the form of voltage glitches, overshoots, undershoots, undesirable noise, propagation speed ups and downs, etc. are some of the major deterrents for high-performance RLC modelled (VLSI) interconnects. This research paper primarily proposes two novel encoding methods (I and II) for RLC modelled interconnects to reduce the effect of crosstalk, simultaneous switching noise (SSN) and power consumption. Design/methodology/approach - The proposed methods are based on the bus encoding method that is effective and well-suited for the reduction of the crosstalk noise. This method encodes or transforms incoming data in a manner that encoded data contain minimum or no crosstalk effects. The proposed encoding method uses the bus invert (BI) method. The proposed encoding methods are able to avoid the worst-case crosstalks while consuming lesser power during transmission in VLSI interconnects. Findings - It is observed that the proposed encoders reduced/eliminated the worst-case crosstalk by reducing SSN. The encoding method I also reduces Type 0 crosstalk by 100 per cent, while Type 1 crosstalk is reduced by 36.4 per cent and Type 2 is reduced by 16.8 per cent. The average simultaneous switching is reduced by 51.1 per cent. Similarly, encoding method II reduces switching activity by 10.3 per cent, whereas the coupling activity is reduced by 35.4 per cent. Furthermore, encoding method II also reduced Type 0, Type 1 and Type 2 crosstalk by 100, 36.9 and 27.1 per cent, respectively. Hence, the proposed encoding methods reduced the worst-case crosstalk completely. Research limitations/implications - In VLSI technology, the reduction in feature size and the increase in operating frequency are quite rapid. This leads to higher propagation delay, crosstalk and power dissipation through the interconnects. Most of the previously proposed encoders/decoders have turned out to be unsuitable for RLC modelled interconnects. Hence, the proposed encoder would be extremely useful for crosstalk reduction in newer operating conditions. Practical implications - The encoding method I identifies the harsh crosstalks, that is Type 0 and Type 1, in the inverted and non-inverted forms of incoming data with respect to the previous data. The data having minimum crosstalk in the inverted and non-inverted forms are only sent through the transmission line. The encoding method I also removes the worst-case crosstalk and simultaneously reduces other mild crosstalks. The removal of worst-case crosstalk improves the overall performance of the interconnect. The encoding method II identifies Type 2 crosstalk along with Type 0 and Type 1 similar to encoding method I. Furthermore, the encoding method II exhibits an improvement over method I in terms of reduction in crosstalk and power dissipation. Originality/value - This paper proposes a novel encoding method to reduce worst-case crosstalk effects that reduces SSN. The proposed encoding methods achieve their purpose of crosstalk reduction for several technology nodes.
机译:目的-本文旨在使用总线编码技术来减少电阻,电感和电容(RLC)互连的最坏情况串扰效应。在当前的纳米技术中,互连的功耗,传播延迟和串扰性能决定了芯片的整体性能。电压毛刺,过冲,下冲,不良噪声,传播速度的起伏等形式的串扰引起的信号完整性问题是高性能RLC建模(VLSI)互连的主要威慑因素。本文主要针对RLC建模互连提出了两种新颖的编码方法(I和II),以减少串扰,同时切换噪声(SSN)和功耗的影响。设计/方法/方法-所提出的方法基于有效且非常适合减少串扰噪声的总线编码方法。此方法以编码数据包含最小串扰效应或不存在串扰效应的方式对输入数据进行编码或变换。所提出的编码方法使用总线反转(BI)方法。所提出的编码方法能够避免最坏情况的串扰,同时在VLSI互连中的传输过程中消耗较少的功率。结果-可以看出,建议的编码器通过减少SSN来减少/消除了最坏情况下的串扰。编码方法I还将类型0的串扰减少了100%,而类型1的串扰减少了36.4%,类型2的串扰减少了16.8%。平均同时切换减少了51.1%。同样,编码方法II将交换活动减少了10.3%,而将耦合活动减少了35.4%。此外,编码方法II还分别将类型0,类型1和类型2的串扰降低了100%,36.9和27.1%。因此,提出的编码方法完全降低了最坏情况的串扰。研究局限/意义-在VLSI技术中,特征尺寸的减小和工作频率的提高非常迅速。这导致通过互连的传播延迟,串扰和功耗更高。事实证明,大多数先前提出的编码器/解码器都不适合RLC建模的互连。因此,所提出的编码器对于在较新的操作条件下减少串扰将非常有用。实际意义-编码方法I以相对于先前数据的传入数据的反相和非反相形式,识别出严重的串扰,即类型0和类型1。具有反相和非反相形式的串扰最小的数据仅通过传输线发送。我的编码方法还消除了最坏情况下的串扰,同时减少了其他轻微的串扰。消除最坏情况的串扰可改善互连的整体性能。编码方法II与编码方法I一样,识别类型2串扰以及类型0和类型1。此外,编码方法II在减少串扰和功耗方面比方法I有所改进。原创性/价值-本文提出了一种新颖的编码方法,可以减少降低SSN的最坏情况串扰效应。所提出的编码方法实现了针对多个技术节点的串扰减少的目的。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号