首页> 外文期刊>IEEE transactions on very large scale integration (VLSI) systems >Design of a configurable accelerator for moment computation
【24h】

Design of a configurable accelerator for moment computation

机译:用于力矩计算的可配置加速器的设计

获取原文
获取原文并翻译 | 示例
           

摘要

The method of moments is one of the most powerful techniques fornimage analysis. However, real-time applications of this method have beennprohibited due to the computational intensity in calculating thenmoments. This paper presents a novel configurable hardware acceleratornfor expediting the moment computation. The fundamental building block ofnthe proposed accelerator is a custom-designed floating-point momentnprocessing element (MPE). Running at 75 MHz, the MPE can provide a 12Xnspeedup over a 166 MHz TMS320C6701 digital signal processor. On top ofnthis, a linear performance boost can be obtained by connecting up toneight MPEs into a one-dimensional (1-D) array
机译:矩量法是图像分析中最强大的技术之一。然而,由于计算矩时的计算强度,该方法的实时应用受到了禁止。本文提出了一种新颖的可配置硬件加速器,用于加速力矩计算。拟议的加速器的基本构建块是定制设计的浮点矩量处理元素(MPE)。 MPE运行在75 MHz,比166 MHz TMS320C6701数字信号处理器高出12倍。最重要的是,通过将纯色MPE连接到一维(1-D)阵列中,可以提高线性性能

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号