...
【24h】

An automated design tool for analog layouts

机译:用于模拟布局的自动化设计工具

获取原文
获取原文并翻译 | 示例

摘要

In this paper, a layout synthesis tool for the design of analog integrated circuits (ICs) is presented. This tool offers great flexibility that allows analog circuit designers to bring their special design knowledge and experiences into the synthesis process to create high-quality analog circuit layouts. Different from conventional layout systems that are limited to the optimization of single devices, our layout generation tool attempts to optimize more complex modules. This tool includes a complete tool suite that covers the following three major analog physical designs stages. 1) Module Generation: designers can develop and maintain their own technology- and application-independent module generators for subcircuits using an in-house developed description language. 2) Placement: a two-stage placement technique, tailored for the analog placement design, is proposed. In particular, this placement algorithm features a novel genetic placement stage followed by a fast simulated reannealing scheme. 3) Routing: the minimum-Steiner-tree-based global routing is developed, and it is actually integrated into the placement procedure to improve reliability and routability of the placement solutions. Following the global routing, a compaction-based constructive detailed routing finally completes the interconnection of the entire layout. Several testing circuits have been applied to demonstrate the design efficiency and the effectiveness of this tool. Experimental results show that this new layout tool is capable of producing high quality layouts comparable to those manually done by layout experts but with much less design time.
机译:本文提出了一种用于模拟集成电路(IC)设计的布局综合工具。该工具提供了极大的灵活性,允许模拟电路设计人员将他们的特殊设计知识和经验带入综合过程中,以创建高质量的模拟电路布局。与仅限于单个设备优化的传统布局系统不同,我们的布局生成工具会尝试优化更复杂的模块。该工具包括一个完整的工具套件,涵盖以下三个主要的模拟物理设计阶段。 1)模块生成:设计人员可以使用内部开发的描述语言为子电路开发和维护自己的独立于技术和应用程序的模块生成器。 2)放置:针对模拟放置设计量身定制了一种两阶段放置技术。特别地,该放置算法的特征在于新颖的遗传放置阶段,然后是快速模拟的重新退火方案。 3)布线:开发了基于最小Steiner树的全局布线,并且实际上已将其集成到布局过程中,以提高布局解决方案的可靠性和可布线性。遵循全局路由之后,基于压缩的构造性详细路由最终完成了整个布局的互连。已经应用了几个测试电路来证明该工具的设计效率和有效性。实验结果表明,这种新的布局工具能够生成与布局专家手动完成的布局相当的高质量布局,但所需的设计时间却少得多。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号