首页> 外文期刊>IEEE Journal of Solid-State Circuits >A Temperature-Stabilized Single-Channel 1-GS/s 60-dB SNDR SAR-Assisted Pipelined ADC With Dynamic Gm-R-Based Amplifier
【24h】

A Temperature-Stabilized Single-Channel 1-GS/s 60-dB SNDR SAR-Assisted Pipelined ADC With Dynamic Gm-R-Based Amplifier

机译:一种温度稳定的单通道1-GS / S 60-DB SNDR SAR辅助流水线ADC,具有动态GM-R基放大器

获取原文
获取原文并翻译 | 示例
           

摘要

A temperature-stabilized 12-bit single-channel successive approximation register (SAR)-assisted pipelined analog-to-digital converter (ADC) running at 1 GS/s with Nyquist signal to noise and distortion ratio (SNDR) above 60 dB is presented. The ADC uses a three-stage (4 b-4 b-6 b) SAR-assisted pipeline hybrid architecture to achieve an attractive energy efficiency along with an extended sampling rate. A high-linearity open-loop Gm-R-based residue amplifier (RA) with both complete-settled and dynamic features improves the residue amplification efficiency and speed, while reducing the gain variation over a temperature drift. The inter-stage gain variation over the temperature is compensated through complementary temperature coefficients (TCs) from the inner devices of the RA. Furthermore, a cascade amplification topology in the backend RA alleviates the effect of the input parasitic capacitance to its front-end capacitor DAC (CDAC), thus leading to a small CDAC size to accelerate amplification and conversion. The prototype ADC was fabricated in a 28-nm CMOS process and consumes 7.6 mW from a 1-V power supply at 1 GS/s. The measured inter-stage gain variation is less than 2.3 with a temperature range from 0 C to 80 C. The SNDR and SFDR are 60 and 74.6 dB with a Nyquist input, respectively, achieving a Walden figure-of-merit (FoM) of 9.3 fJ/conversion-step and a Schreier FoM of 168.2 dB.
机译:提出了一种温度稳定的12位单通道连续逼近近似寄存器(SAR)流水线的流水线模数转换器(ADC),其呈现在1 GS / s以上的噪声信号,以高于60dB以上的噪声和失真率(SNDR) 。 ADC使用三级(4b-4b-6b)SAR辅助流水线混合架构,以实现有吸引力的能量效率以及扩展的采样率。具有完全沉降和动态特征的高线性开环GM-R基残余放大器(RA)可提高残留量放大效率和速度,同时降低温度漂移的增益变化。通过来自RA的内部装置的互补温度系数(TCS)来补偿温度的级间增益变化。此外,后端RA中的级联放大拓扑可以减轻输入寄生电容对其前端电容器DAC(CDAC)的影响,从而导致小CDAC尺寸以加速放大和转换。原型ADC在28纳米CMOS工艺中制造,并在1GS / s的1V电源中消耗7.6mW。测量的阶段增益变化小于2.3,温度范围为0℃至80℃。SNDR和SFDR分别为60〜74.6dB,分别具有奈奎斯特投入,实现了沃尔登图的优点(FOM) 9.3 FJ /转换步骤和168.2 dB的施莱尔FOM。

著录项

相似文献

  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号