首页> 外文期刊>Semiconductors and Semimetals >DESIGN AND SIMULATION OF LOW-POWER ADC USING DOUBLE-TAIL COMPARATOR
【24h】

DESIGN AND SIMULATION OF LOW-POWER ADC USING DOUBLE-TAIL COMPARATOR

机译:双尾比较器的低功耗ADC设计与仿真

获取原文
获取原文并翻译 | 示例
           

摘要

Analog to Digital convenors (ADCs) is acts as a bridge between analog and digital components. Comparator is one of the basic & important building block of ADC circuits. The performance of Flash Analog-to-Digital converter is affected due to Comparator and Thermometer-to- Binary encoder design. The design & simulation of 3bit analog to digital converter for low power CMOS is done using TANNER EDA Tool. A new proposed double tail comparator is designed by adding some transistors for low power and fast operation even in small supply voltages. The encoder is design by using multiplexer which converts thermometer codes to binary codes. The circuit operates with an input frequency of 25MHz and 1.8V supply.
机译:模数召集人(ADC)充当模拟和数字组件之间的桥梁。比较器是ADC电路的基本且重要的组成部分之一。闪存模数转换器的性能受比较器和温度计二进制编码器设计的影响。使用TANNER EDA工具完成了用于低功耗CMOS的3位模数转换器的设计和仿真。通过增加一些晶体管,即使在很小的电源电压下,也可以设计出新的双尾比较器,以实现低功耗和快速运行。编码器是通过使用多路复用器设计的,该多路复用器将温度计代码转换为二进制代码。该电路以25MHz的输入频率和1.8V电源工作。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号