首页> 外文期刊>Real-time systems >On the analysis of random replacement caches using static probabilistic timing methods for multi-path programs
【24h】

On the analysis of random replacement caches using static probabilistic timing methods for multi-path programs

机译:关于使用静态概率定时方法对多路径程序进行随机替换缓存的分析

获取原文
           

摘要

Probabilistic hard real-time systems, based on hardware architectures that use a random replacement cache, provide a potential means of reducing the hardware over-provision required to accommodate pathological scenarios and the associated extremely rare, but excessively long, worst-case execution times that can occur in deterministic systems. Timing analysis for probabilistic hard real-time systems requires the provision of probabilistic worst-case execution time (pWCET) estimates. The pWCET distribution can be described as an exceedance function which gives an upper bound on the probability that the execution time of a task will exceed any given execution time budget on any particular run. This paper introduces a more effective static probabilistic timing analysis (SPTA) for multi-path programs. The analysis estimates the temporal contribution of an evict-on-miss, random replacement cache to the pWCET distribution of multi-path programs. The analysis uses a conservative join function that provides a proper over-approximation of the possible cache contents and the pWCET distribution on path convergence, irrespective of the actual path followed during execution. Simple program transformations are introduced that reduce the impact of path indeterminism while ensuring sound pWCET estimates. Evaluation shows that the proposed method is efficient at capturing locality in the cache, and substantially outperforms the only prior approach to SPTA for multi-path programs based on path merging. The evaluation results show incomparability with analysis for an equivalent deterministic system using an LRU cache. For some benchmarks the performance of LRU is better, while for others, the new analysis techniques show that random replacement has provably better performance.
机译:基于使用随机替换缓存的硬件体系结构的概率硬实时系统提供了一种潜在的手段,可以减少适应病理情况和相关的极其罕见但过长的最坏情况执行时间所需的硬件超额配置可以在确定性系统中发生。概率硬实时系统的时序分析要求提供概率最坏情况执行时间(pWCET)估计。 pWCET分布可以描述为一个超越函数,该函数给出任务的执行时间将超过任何特定运行的任何给定执行时间预算的概率的上限。本文介绍了一种针对多路径程序的更有效的静态概率时序分析(SPTA)。该分析估计了逐出,随机替换缓存对多路径程序的pWCET分布的时间贡献。该分析使用保守的联接函数,该函数在路径收敛时提供可能的缓存内容和pWCET分布的适当过高估计,而与执行过程中遵循的实际路径无关。引入了简单的程序转换,可减少路径不确定性的影响,同时确保合理的pWCET估计。评估表明,所提出的方法有效地捕获了缓存中的局部性,并且大大优于基于路径合并的用于多路径程序的SPTA的先前方法。评估结果显示,与使用LRU缓存的等效确定性系统的分析无法相比。对于某些基准测试,LRU的性能更好,而对于其他基准测试,新的分析技术表明,随机替换可证明具有更好的性能。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号