首页> 外文期刊>Printed circuit design & FAB >Pcb Signal Integrity,rnpower Integrity And Emc Challenges
【24h】

Pcb Signal Integrity,rnpower Integrity And Emc Challenges

机译:PCB信号完整性,功率完整性和Emc挑战

获取原文
获取原文并翻译 | 示例
       

摘要

For PCB and package designs, the issues of crosstalk, reflections, skew, ringing and other classical signal integrity challenges are pervasive and growing. A meaningful assessment of such effects requires system-level consideration to reliably account for coupling among traces as well as planes, vias and other design structures. System-level analysis also enables consideration of power integrity issues, such as power dissipation, thermal issues, current constraints and power plane noise. Distinctions between signal integrity (SI) and AC power integrity (PI) have blurred, and the need for design-side consideration of EMC has escalated. Simultaneous switching noise (SSN) is a perfect example of the coupling between SI effects and the underlying PI root cause. It is often the case, as for DDR memory circuits; this same SSN situation causes excessive power plane emissions and results in EMC issues. Therefore, system-level SI, PI and EMC are much more closely related than most designers realize.
机译:对于PCB和封装设计,串扰,反射,偏斜,振铃和其他经典信号完整性挑战的问题日益普遍。对此类影响的有意义的评估需要系统级的考虑,以可靠地说明走线以及平面,通孔和其他设计结构之间的耦合。系统级分析还可以考虑电源完整性问题,例如功耗,散热问题,电流限制和电源平面噪声。信号完整性(SI)和交流电源完整性(PI)之间的区别已变得模糊,并且在设计方面考虑EMC的需求也日益增加。同时开关噪声(SSN)是SI效应与潜在PI根本原因之间耦合的完美示例。 DDR存储器电路经常是这种情况。同样的SSN情况会导致过多的电源平面辐射并导致EMC问题。因此,系统级的SI,PI和EMC之间的联系比大多数设计者所意识到的要紧密得多。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号