首页> 外文期刊>Printed Circuit Design & Manufacture >When Boundary Scan Hits Roadblocks
【24h】

When Boundary Scan Hits Roadblocks

机译:边界扫描遇到障碍时

获取原文
获取原文并翻译 | 示例
       

摘要

The IEEE 1149.1 standard, commonly known as boundary scan, is a well-adopted electronics manufacturing test strategy used throughout the life-cycle of a printed circuit board assembly - from prototypes, new product introduction builds, production runs and functional tests, to field repair. It is a low cost, yet effective tool for capturing structural defects during manufacturing. While boundary scan is widely adopted, challenges are bound to happen during the implementation phase that will frustrate test and design engineers. These challenges can crop up in various situations: for example, during boundary scan implementation on IC devices, wrong boundary scan description language (BSDL) declaration that does not match the actual device, poorly designed PCBA test for boundary scan, or during implementation of the various boundary scan tools and integration to other manufacturing test strategies.
机译:IEEE 1149.1标准(通常称为边界扫描)是在印刷电路板组件的整个生命周期中使用的一种广泛采用的电子制造测试策略-从原型,新产品推出,生产运行和功能测试到现场维修。它是一种低成本但有效的工具,可在制造过程中捕获结构缺陷。尽管边界扫描已被广泛采用,但在实施阶段必定会遇到挑战,这将使测试和设计工程师感到沮丧。这些挑战可能会在各种情况下出现:例如,在IC设备上执行边界扫描期间,与实际设备不匹配的错误边界扫描描述语言(BSDL)声明,针对边界扫描设计不良的PCBA测试或各种边界扫描工具以及与其他制造测试策略的集成。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号