...
首页> 外文期刊>Printed Circuit Design & Manufacture >Minimizing the EFFECTS OF VIAS on Very High-Speed Digital Signals
【24h】

Minimizing the EFFECTS OF VIAS on Very High-Speed Digital Signals

机译:最小化VIAS对超高速数字信号的影响

获取原文
获取原文并翻译 | 示例

摘要

Data rates for very high-speed data links keep climbing. PCI-Express Gen 4 is 16Gb/s, and Gen 5 is 32Gb/s. Data rates on links in high-speed routers and servers are as high as 56Gb/S. RF engineers would call all these microwave frequencies, even though they are "just" digital. It should come as no surprise that elements that did not matter at lower data rates can have significant effects at much higher data rates. Vias are one of these.
机译:高速数据链路的数据速率不断攀升。 PCI-Express第4代为16Gb / s,第5代为32Gb / s。高速路由器和服务器中链路的数据速率高达56Gb / S。射频工程师会称所有这些微波频率,即使它们只是“数字”数字。毫不奇怪,在较低数据速率下无关紧要的元素在较高数据速率下会产生重大影响。通孔就是其中之一。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号