首页> 外文期刊>IEEE Transactions on Parallel and Distributed Systems >Accelerating Irregular Computation in Massive Short Reads Mapping on FPGA Co-Processor
【24h】

Accelerating Irregular Computation in Massive Short Reads Mapping on FPGA Co-Processor

机译:在FPGA协处理器上的大规模短读映射中加速不规则计算

获取原文
获取原文并翻译 | 示例
       

摘要

Because there is an enormous amount of genomic data, next-generation sequencing (NGS) applications pose significant challenges to current computing systems. In this study, we investigate both algorithmic and architectural strategies to accelerate an NGS data analysis algorithm—short read mapping on commodity multi-core platform and customizable field programmable gate array (FPGA) co-processor architecture, respectively. A workload analysis reveals that conventional memory optimization is limited in its irregular computation of low arithmetic intensity and non-contiguous memory access pattern. To mitigate the inherent irregular computation in mapping, we have developed a FPGA co-processor based on Convey computer, which employs a scatter-gather memory mechanism that exploits both bit-level and word-level parallelism. The customized FPGA co-processor achieves a throughput of Gbp per day, about times higher than that of current mapping tools on single CPU core. Moreover, the co-processor's power efficiency is times higher than that of a conventional 64-core multi-processor.
机译:由于存在大量的基因组数据,因此下一代测序(NGS)应用对当前的计算系统提出了严峻的挑战。在本研究中,我们研究了加速NGS数据分析算法的算法和体系结构策略,分别是在商品多核平台上的短读映射和可定制的现场可编程门阵列(FPGA)协处理器体系结构。工作负载分析显示,常规内存优化受到其低算术强度和非连续内存访问模式的不规则计算的限制。为了减轻映射中固有的不规则计算,我们开发了一种基于Convey计算机的FPGA协处理器,该处理器采用了分散收集存储器机制,该机制同时利用了位级和字级并行性。定制的FPGA协处理器每天可实现Gbp的吞吐量,大约是单个CPU内核上当前映射工具的吞吐量的几倍。此外,协处理器的电源效率比传统的64核多处理器要高出几倍。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号