首页>
外国专利>
FPGA Co-Processor For Accelerated Computation
FPGA Co-Processor For Accelerated Computation
展开▼
机译:用于加速计算的FPGA协处理器
展开▼
页面导航
摘要
著录项
相似文献
摘要
A co-processor module for accelerating computational performance includes a Field Programmable Gate Array (“FPGA”) and a Programmable Logic Device (“PLD”) coupled to the FPGA and configured to control start-up configuration of the FPGA. A non-volatile memory is coupled to the PLD and configured to store a start-up bitstream for the start-up configuration of the FPGA. A mechanical and electrical interface is for being plugged into a microprocessor socket of a motherboard for direct communication with at least one microprocessor capable of being coupled to the motherboard. After completion of a start-up cycle, the FPGA is configured for direct communication with the at least one microprocessor via a microprocessor bus to which the microprocessor socket is coupled.
展开▼