机译:利用流水线设计高速低功耗计数器
Department of Electronics and Communication Engineering Anna University Regional Centre, Coimbatore Jothipuram, Coimbatore-641047, India;
Department of Electronics and Communication Engineering Government College of Technology, Coimbatore Thadagam, Coimbatore-641013, India;
Department of Electronics and Communication Engineering Anna University Regional Centre, Coimbatore Jothipuram, Coimbatore-641047, India;
Department of Electronics and Communication Engineering Anna University Regional Centre, Coimbatore Jothipuram, Coimbatore-641047, India;
Counter; State exciting Logic; frequency divider; high speed; low-power modules;
机译:采用0.18μmCMOS技术的高速相机CMOS低功耗高速模数流水线转换器设计
机译:高速低功耗3-2计数器和4-2快速乘法器压缩机的设计
机译:亚微米CMOS技术的低功耗和高速管道A / D转换器的设计,开发和实现
机译:低功耗应用的高速二元架构设计
机译:高速低压低功耗非校准流水线模数转换器的设计技术。
机译:具有可调范围CMOS延迟锁定环路的亚皮秒抖动设计适用于高速和低功耗应用
机译:低功耗高速CMOS流水线ADC的研究与设计