首页> 外文期刊>Journal of Real-Time Image Processing >An FPGA accelerator for PatchMatch multi-view stereo using OpenCL
【24h】

An FPGA accelerator for PatchMatch multi-view stereo using OpenCL

机译:用于使用OpenCL的PatchMatch多视图立体声的FPGA加速器

获取原文
获取原文并翻译 | 示例
       

摘要

PatchMatch multi-view stereo (MVS) is one method generating depth maps from multi-view images and is expected to be used for various applications such as robot vision, 3D measurement, and 3D reconstruction. The major drawback of PatchMatch MVS is its large computational amount, and its acceleration is strongly desired. However, this acceleration is prevented by two problems. First, though PatchMatch MVS estimates depth maps by propagating estimation results among neighbor pixels, it is not suitable for GPU-based acceleration. Second, since the shape of a matching window used for stereo matching is changed dynamically, reading its pixels is inefficient in memory access. This paper proposes an FPGA accelerator exploiting on-chip FIFOs efficiently to solve the propagation problem. Moreover, reading pixels of a matching window is improved by a cover window which has the fixed shape and covers the matching window. The FPGA accelerator is designed using a design tool based on Open Computing Language (OpenCL). Although parameters of PatchMatch MVS depend on object images, these parameters can be changed easily by the OpenCL-based design. The experimental results demonstrate that the FPGA implementation achieves 3.4 and 2.2 times faster processing speeds than the CPU and GPU ones, respectively, and the power-delay product of the FPGA implementation is 3.2 and 5.7% of the CPU and GPU ones, respectively.
机译:PatchMatch多视图立体声(MV)是从多视图图像生成深度映射的方法,并且期望用于各种应用,例如机器人视觉,3D测量和3D重建。 PatchMatch MVS的主要缺点是其大的计算量大,并且强烈需要加速度。但是,两个问题阻止了这种加速度。首先,虽然PatchMatch MVS通过在邻居像素之间传播估计结果来估计深度图,但是它不适用于基于GPU的加速度。其次,由于用于立体匹配的匹配窗口的形状被动态地改变,因此在存储器访问中读取其像素效率低下。本文提出了一种FPGA加速器,有效地利用片上FIFO来解决传播问题。此外,通过具有固定形状的盖窗口改善了匹配窗口的读取像素,并覆盖匹配窗口。 FPGA加速器使用基于开放计算语言(OpenCL)的设计工具设计。虽然PatchMatch MV的参数取决于对象图像,但可以通过基于OpenCL的设计轻松更改这些参数。实验结果表明,FPGA实现分别实现了比CPU和GPU和GPU的速度快3.4和2.2倍,并且FPGA实现的电源延迟乘积分别为3.2%和5.7%的CPU和GPU。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号