首页> 外文期刊>Journal of Circuits, Systems, and Computers >A Residue-to-Binary Converter with an Adjustable Structure for an Extended RNS Three-Moduli Set
【24h】

A Residue-to-Binary Converter with an Adjustable Structure for an Extended RNS Three-Moduli Set

机译:具有可调节结构的残留对二元转换器,用于扩展RNS三模制

获取原文
获取原文并翻译 | 示例
           

摘要

In earlier publications, many researchers have addressed the problem of residue-to-binary conversion for the popular moduli set (2(n); 2(n) - 1; 2(n) + 1), where n is a positive integer greater than 1. In this paper, we are proposing, potentially, the fastest converter ever for this moduli set with the least hardware requirements. Moreover, the paper revisits the extended three-moduli set (2(n+p); 2(n) - 1; 2(n) + 1), where p is a positive integer such that 0 p = n. This paper proposes an efficient residue-to-binary converter with an adjustable structure. The proposed structure allows increasing the dynamic range at a cost of two gates per bit. When compared with a similar published work for the extended moduli set, the proposed extended converter showed significant reductions in area by 9.9-13.4%, in delay by 16.9-24.1% and in power consumption by 10.6-16.7%.
机译:在早期的出版物中,许多研究人员已经解决了流行的模型的残留对二元转化问题(2(n); 2(n) - 1; 2(n)+ 1),其中n是大量的在本文中,我们正在提出,可能是有史以来最快的转换器,具有最少的硬件要求。此外,纸张重新释放延伸的三种模谱(2(n + p); 2(n) - 1; 2(n)+ 1),其中P是正整数,使得0 <= n。本文提出了一种具有可调节结构的高效残留对二元转换器。所提出的结构允许以每位的两个栅极的成本增加动态范围。与延长模架相似的公开工作相比,所提出的扩展转换器显示出面积的显着减少9.9-13.4%,延迟延迟16.9-24.1%,功耗为10.6-16.7%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号