首页> 外文期刊>Journal of circuits, systems and computers >Nano-Scale Silicon Quantum Dot-Based Single-Electron Transistors and Their Application to Design of Analog-to-Digital Convertors at Room Temperature
【24h】

Nano-Scale Silicon Quantum Dot-Based Single-Electron Transistors and Their Application to Design of Analog-to-Digital Convertors at Room Temperature

机译:纳米级硅量子点单电子晶体管及其在室温模数转换器设计中的应用

获取原文
获取原文并翻译 | 示例
           

摘要

Room-temperature analog-to-digital converters (ADCs) based on nanoscale silicon (Si) quantum dot (QD)-based single-electron transistors (SETs) can be very attractive for high-speed processors embedded in future generation nanosystems. This paper focuses on the design and modeling of advanced single-electron converters suited for operation at room temperature. In contrast to conventional SETs with metallic QD, the use of sub-10-nm Si QD results in stable operation at room temperature, as the observable Coulomb blockade regime covers effectively the higher temperature range. Si QD-based SETs are also fully compatible with advanced CMOS technology and they can be manufactured using routine nanofabrication steps. At first, we present the principles of operation of Si SETs used for room-temperature operation. Possible flash-type ADC architectures are then investigated and the design considerations of possible Coulomb oscillation regimes are addressed. A modified design procedure is then introduced for n-bit SET-based ADCs, and validated through simulation of a 3-bit ADC with a sampling frequency of 5 GS/s. The ADC core is comprised from a capacitive signal divider followed by three periodic symmetric functions (PSFs). Simulation results demonstrate the stability of output signals at the room-temperature range.
机译:基于纳米级硅(Si)量子点(QD)的单电子晶体管(SET)的室温模数转换器(ADC)对于嵌入式下一代纳米系统中的高速处理器可能非常有吸引力。本文重点介绍适合在室温下运行的高级单电子转换器的设计和建模。与具有金属QD的常规SET相比,使用亚10纳米以下的Si QD可以在室温下稳定运行,因为可观察到的库仑封锁机制有效地覆盖了较高的温度范围。基于Si QD的SET也与先进的CMOS技术完全兼容,可以使用常规的纳米制造步骤进行制造。首先,我们介绍用于室温操作的Si SET的操作原理。然后研究了可能的闪存型ADC体系结构,并解决了可能的库仑振荡机制的设计考虑。然后针对基于n位SET的ADC引入了经过修改的设计程序,并通过对3位ADC的采样频率为5 GS / s的仿真进行了验证。 ADC内核由一个电容信号分压器和三个周期性对称函数(PSF)组成。仿真结果证明了室温下输出信号的稳定性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号