首页> 外文期刊>Journal of Applied Physics >Electrical resistivity of Cu films deposited by ion beam deposition: Effects of grain size, impurities, and morphological defect
【24h】

Electrical resistivity of Cu films deposited by ion beam deposition: Effects of grain size, impurities, and morphological defect

机译:通过离子束沉积沉积的铜膜的电阻率:晶粒尺寸,杂质和形态缺陷的影响

获取原文
获取原文并翻译 | 示例
           

摘要

Cu films deposited by ion beam deposition with or without a negative substrate bias voltage were found to have different states of dependence of electrical resistivity on film thickness. We have attempted to evaluate the effects of the film thickness, average grain size, impurities, and morphological defect on the resistivity increase of Cu films in addition to the surface scattering of the Fuch-Sondheimer model and the grain boundary scattering of the Mayadas-Shatzkes model. When the theoretical model was fit to the experimental data, the Cu films deposited at a substrate bias voltage of -50 V showed that the electrical resistivity was in good agreement with the theoretical curve under the condition that the film thickness was 2.3 times larger than the average grain size and when p = 0 and R=0.24. For the Cu films deposited without a substrate bias voltage, however, there was a slight deviation between the theoretical curve and the measured resistivity below a 100 nm thickness, even at the condition of the film thickness that was six times larger than the average grain size, which is considered to result from the effect of solute impurities in the Cu films. Therefore it was found that the impurity effect on the electrical resistivity could not be neglected. It was also confirmed that the morphological defect, such as a columnar structure with noticeable gaps in the Cu films deposited without the substrate bias voltage, caused a great increase in resistivity even above the 100 nm thickness.
机译:发现通过具有或不具有负衬底偏置电压的离子束沉积而沉积的Cu膜具有不同的电阻率对膜厚度的依赖性状态。除了Fuch-Sondheimer模型的表面散射和Mayadas-Shatzkes的晶界散射外,我们还尝试评估膜厚度,平均晶粒尺寸,杂质和形态缺陷对Cu膜电阻率增加的影响。模型。当理论模型与实验数据吻合时,在-50 V的衬底偏置电压下沉积的Cu膜表明,在膜厚为2.3倍的条件下,电阻率与理论曲线吻合良好。平均晶粒尺寸,当p = 0且R = 0.24时。但是,对于没有基板偏置电压的Cu膜,即使膜厚比平均粒径大六倍,在理论曲线与100nm以下的电阻率之间也存在微小偏差。 ,这被认为是由于铜膜中溶质杂质的影响所致。因此发现不能忽略杂质对电阻率的影响。还证实了形态缺陷,例如在没有基板偏置电压的情况下沉积的Cu膜中具有明显间隙的柱状结构,甚至在100nm以上的厚度也引起电阻率的极大增加。

著录项

  • 来源
    《Journal of Applied Physics》 |2006年第9期|p.094909.1-094909.7|共7页
  • 作者

    J.-W. Lim; M. Isshiki;

  • 作者单位

    Institute of Multidisciplinary Research for Advanced Materials, Tohoku University, Sendai 980-8577, Japan;

  • 收录信息 美国《科学引文索引》(SCI);美国《工程索引》(EI);美国《生物学医学文摘》(MEDLINE);
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类 应用物理学;计量学;
  • 关键词

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号