首页> 外文期刊>IEICE Transactions on Information and Systems >Effect of BIST Pretest on IC Defect Level
【24h】

Effect of BIST Pretest on IC Defect Level

机译:BIST预测试对IC缺陷水平的影响

获取原文
获取原文并翻译 | 示例
           

摘要

In [1] the impact of BIST on the chip defect level after test has been addressed. It was assumed in [1] that no measures are taken to ensure that the BIST circuitry is fault-free before launching the functional test. In this paper we assume that a BIST pretest is first conducted in order to get rid of all chips that fail it. Only chips whose BIST circuitry has passed the pretest are kept, while the rest are discarded. The BIST pretest, however, is assumed to have only a limited coverage against its own faults. This paper studies the product quality improvements as induced by the BIST pretest, and provides some insight as to when it may be worthwhile to perform it.
机译:在[1]中,已经解决了测试后BIST对芯片缺陷水平的影响。在[1]中假设在启动功能测试之前未采取任何措施来确保BIST电路无故障。在本文中,我们假设首先进行BIST预测试是为了消除所有失败的芯片。仅保留其BIST电路已通过预测试的芯片,其余的均被丢弃。但是,假设BIST预测试针对其自身的故障仅具有有限的覆盖范围。本文研究了由BIST预测试引起的产品质量改进,并提供了有关何时应该执行该建议的一些见解。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号