首页> 外文期刊>IEICE Transactions on Information and Systems >Special Section on Multiple-Valued Logic and VLSI Computing
【24h】

Special Section on Multiple-Valued Logic and VLSI Computing

机译:多值逻辑和VLSI计算特别节

获取原文
获取原文并翻译 | 示例
       

摘要

Recent development of high-functionality, compactness, low-energy consumption in System-on-Chip technology has been accelerated by device geometry reduction, however, serious problems not solved only by the geometry reduction have been becoming prominent. For the problem, innovative new-concept VLSI computing technology such as multiple-valued VLSI computing is strongly expected to be developed. Also, multiple-valued logic and algebra are expected to be effectively employed for logic design and verification. From this point of view, we have planned Special Section on Multiple-Valued Logic and VLSI Computing.
机译:通过减小装置的几何尺寸,片上系统技术中的高功能,紧凑,低能耗的最新发展得到了加速,但是,仅通过减小几何尺寸并不能解决的严重问题变得日益突出。对于该问题,强烈期望开发诸如多值VLSI计算的创新的新概念的VLSI计算技术。同样,多值逻辑和代数有望被有效地用于逻辑设计和验证。从这个角度来看,我们计划了多值逻辑和VLSI计算的特别部分。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号