A Multimedia Architecture Extension for an Embedded RISC processor

摘要

This paper presents a multimedia architecture extension design for a 200-MHz, 1.6-GOPS embedded RISC pro- cessor. The datapath architecture of the processor which realizes parallel execution of data transfer an SIMD (single instruction stream multiple data stream) parallel arithmetic operations is de- signed.