Memory Allocation Method for Indirect Addressing DSPs with ±2 Update Operations

摘要

Digital signal processors (DSPs) usually employ indirect addressing using an address register (AR) to indicate their memory addresses, which often introduces overhead codes in AR updates for next memory accesses. In this paper, AR update scheme is extended such that address can be efficiently modified by ±2 in addition to conventional ±1 updates. An au- tomatic address allocation method of program variables for this new addressing model is presented. The method formulates pro- gram variables and AR modifications by a graph, and extracts a maximum chained triangle graph, which is accessed only by AR ±1 and ±2 operations, so that the estimated number of overhead codes is minimized. The proposed methods are applied to a DSP compiler, and memory allocations derived for several examples are compared with memory allocations by other methods.