首页> 外文期刊>IEICE Transactions on Electronics >Design and Architecture for Low-Power/High-Speed RISC Microprocessor: SuperH
【24h】

Design and Architecture for Low-Power/High-Speed RISC Microprocessor: SuperH

机译:低功耗/高速RISC微处理器的设计和架构:SuperH

获取原文
获取原文并翻译 | 示例
           

摘要

This paper describes the design and architecture for a newly developed microprocessor suitable for consumer applications, which we call SuperH. To achieve both low-power and high-speed, the SuperH architecture includes 16-bit fixed length instruction code and several power saving features. The 16-bit fixed length instruction code makes the SuperH possible to achieve excellent code efficiency for the SPECint benchmarks when compared with conventional microcontrollers and RISC's for workstations and PC's. As a result, the SuperH provides almost the same code efficiency as that of 8-bit microcontrollers, and also achieves similar performance as that of RISC's with 32-bit fixed length instruction code. The SuperH also incorporates several power reduction techniques through the control of clock frequency and clock distribution. Thus, the 16-bit code format, power saving features, and other architectural innovations make the SuperH particularly proficient for portable multi-media applications.
机译:本文介绍了适用于消费类应用的最新开发的微处理器(我们称为SuperH)的设计和架构。为了同时实现低功耗和高速,SuperH架构包括16位固定长度的指令代码和若干省电功能。与用于工作站和PC的常规微控制器和RISC相比,16位固定长度的指令代码使SuperH可以达到SPECint基准的出色代码效率。结果,SuperH提供了与8位微控制器几乎相同的代码效率,并且还获得了与具有32位固定长度指令代码的RISC相似的性能。 SuperH还通过控制时钟频率和时钟分配,结合了多种降低功耗的技术。因此,16位代码格式,省电功能和其他体系结构创新使SuperH特别适合便携式多媒体应用。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号