首页> 外文期刊>IEICE Transactions on Electronics >Regular Fabric of Via Programmable Logic Device Using EXclusive-or Array (VPEX) for EB Direct Writing
【24h】

Regular Fabric of Via Programmable Logic Device Using EXclusive-or Array (VPEX) for EB Direct Writing

机译:用于EX直接写入的使用EXclusive-or Array(VPEX)的Via可编程逻辑设备的常规结构

获取原文
获取原文并翻译 | 示例
       

摘要

The photo-mask cost of standard-cell-based ASICs has been increased so prohibitively that low-volume production LSIs are difficult to fabricate due to high non-recurring engineering (NRE) cost including mask cost. Recently, user-programmable devices, such as FP-GAs are started to be used for low-volume consumer products. However, FPGAs cannot be replaced for general purpose because of its lower speed-performance and higher power consumption. In this paper, we propose the user-programmable architecture called VPEX (Via Programmable logic device using EXclusive-or array), in which the hardware logic can be programmed by changing layout patterns on 2 via-layers. The logic element (LE) of VPEX consists of complex-gate-type Exclusive OR (EXOR) and Inverter (NOT) gates. The single LE can output 12 logics which include NOT, Buffer (BUF), all 2-inputs logic functions, 3-inputs AOI21 and inverted-output multiplexer (MUXI) by changing via-1 layout pattern. Furthermore, via-1 layout is optimized for high-throughput EB direct writing, so mask-less programming will be realized in VPEX. We compared the performance of area, speed, and power consumption of VPEX with that of standard-cell-based ASICs and FPGAs. As a result, the speed performance of VPEX was much better than FPGAs and about 1.3-1.6 times worse than standard-cells. We believe that the combination of VPEX architecture and EB direct writing is the best solution for low-volume production LSIs.
机译:基于标准单元的ASIC的光掩模成本已经过分提高,以至于由于包括掩模成本在内的高昂的非经常性工程(NRE)成本,难以制造小批量生产的LSI。最近,诸如FP-GA之类的用户可编程设备开始用于小批量消费产品。但是,由于其较低的速度性能和较高的功耗,因此无法将其用于一般用途。在本文中,我们提出了一种称为VPEX(使用EXclusive-or阵列的Via可编程逻辑器件)的用户可编程体系结构,其中可以通过更改2个通孔层上的布局图案来对硬件逻辑进行编程。 VPEX的逻辑元件(LE)由复杂门型异或门(EXOR)和反相器(NOT)门组成。单个LE可以通过更改过孔1布局模式来输出12个逻辑,包括NOT,缓冲器(BUF),所有2输入逻辑功能,3输入AOI21和反相输出多路复用器(MUXI)。此外,via-1布局针对高吞吐量EB直接写入进行了优化,因此将在VPEX中实现无掩模编程。我们将VPEX的面积,速度和功耗与基于标准单元的ASIC和FPGA的性能进行了比较。结果,VPEX的速度性能比FPGA好得多,比标准单元差约1.3-1.6倍。我们认为,VPEX架构和EB直接写入的结合是小批量生产LSI的最佳解决方案。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号