SEU Analysis of Complex Circuits Implemented in Actel RTAX-S FPGA Devices

摘要

A novel approach to SEE characterization of counters implemented in a RTAX-S FPGA is presented. Net fan-out, capacitive loading, and operational frequency have demonstrated a direct impact to counter SEU cross sections as compared to shift registers.