...
首页> 外文期刊>Nuclear Science, IEEE Transactions on >Super-Altro 16: A Front-End System on Chip for DSP Based Readout of Gaseous Detectors
【24h】

Super-Altro 16: A Front-End System on Chip for DSP Based Readout of Gaseous Detectors

机译:Super-Altro 16:一种基于DSP的气态检测器读数前端芯片系统

获取原文
获取原文并翻译 | 示例
   

获取外文期刊封面封底 >>

       

摘要

This paper presents the architecture, design and test results of an ASIC specifically designed for the readout of gaseous detectors. The primary application is the readout of the Linear Collider Time Projection Chamber. The small area available $(4~{hbox {mm}}^{2} /{hbox {channel}}) $ requires an innovative design, where sensitive analog components and massive digital functionalities are integrated on the same chip. Moreover, shut down (power pulsing) features are necessary in order to reduce the power consumption. The Super-Altro is a 16-channel demonstrator ASIC involving analog and digital signal processing. Each channel contains a low noise Pre-Amplifier and Shaping Amplifier (PASA), a pipeline ADC, and a Digital Signal Processor (DSP). The PASA is programmable in terms of gain and shaping time and can operate with both positive and negative polarities of input charge. The 10-bit ADC samples the output of the PASA at a frequency up to 40 MHz before providing the digitized signal to the DSP which performs baseline subtraction, signal conditioning, drift correction and zero suppression. The chip has been fabricated in a 130 nm CMOS technology. Test measurements show correct functionality of the full system, and demonstrate that, using appropriate design techniques, the extensive digital circuitries produce little or no degradation of analog performance (particularly noise).
机译:本文介绍了专门为读取气体检测器而设计的ASIC的体系结构,设计和测试结果。主要应用是线性对撞机时间投影室的读数。可用的小面积$(4〜{hbox {mm}} ^ {2} / {hbox {channel}})$需要创新的设计,其中敏感的模拟组件和大量的数字功能集成在同一芯片上。此外,为了降低功耗,必须具有关闭(电源脉冲)功能。 Super-Altro是一种16通道演示器ASIC,涉及模拟和数字信号处理。每个通道均包含一个低噪声前置放大器和整形放大器(PASA),流水线ADC和一个数字信号处理器(DSP)。 PASA在增益和整形时间方面是可编程的,并且可以在输入电荷的正极性和负极性下工作。 10位ADC在高达40 MHz的频率下对PASA的输出进行采样,然后将数字化信号提供给DSP,DSP进行基线减法,信号调节,漂移校正和零抑制。该芯片采用130 nm CMOS技术制造。测试测量显示了整个系统的正确功能,并表明,使用适当的设计技术,广泛的数字电路几乎不会或不会降低模拟性能(尤其是噪声)。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号