首页> 美国卫生研究院文献>other >A front-end readout Detector Board for the OpenPET electronics system
【2h】

A front-end readout Detector Board for the OpenPET electronics system

机译:用于OpenPET电子系统的前端读数检测器板

代理获取
本网站仅为用户提供外文OA文献查询和代理获取服务,本网站没有原文。下单后我们将采用程序或人工为您竭诚获取高质量的原文,但由于OA文献来源多样且变更频繁,仍可能出现获取不到、文献不完整或与标题不符等情况,如果获取不到我们将提供退款服务。请知悉。

摘要

We present a 16-channel front-end readout board for the OpenPET electronics system. A major task in developing a nuclear medical imaging system, such as a positron emission computed tomograph (PET) or a single-photon emission computed tomograph (SPECT), is the electronics system. While there are a wide variety of detector and camera design concepts, the relatively simple nature of the acquired data allows for a common set of electronics requirements that can be met by a flexible, scalable, and high-performance OpenPET electronics system. The analog signals from the different types of detectors used in medical imaging share similar characteristics, which allows for a common analog signal processing. The OpenPET electronics processes the analog signals with Detector Boards. Here we report on the development of a 16-channel Detector Board. Each signal is digitized by a continuously sampled analog-to-digital converter (ADC), which is processed by a field programmable gate array (FPGA) to extract pulse height information. A leading edge discriminator creates a timing edge that is “time stamped” by a time-to-digital converter (TDC) implemented inside the FPGA. This digital information from each channel is sent to an FPGA that services 16 analog channels, and then information from multiple channels is processed by this FPGA to perform logic for crystal lookup, DOI calculation, calibration, etc.
机译:我们展示了一个用于OpenPET电子系统的16通道前端读取板。电子系统是开发核医学成像系统(例如正电子发射计算机断层扫描仪(PET)或单光子发射计算机断层扫描仪(SPECT))的主要任务。尽管存在各种各样的检测器和摄像机设计概念,但是所获取数据的相对简单性质允许通过灵活,可扩展且高性能的OpenPET电子系统满足一组通用的电子要求。来自医学成像中使用的不同类型检测器的模拟信号具有相似的特性,这允许进行通用的模拟信号处理。 OpenPET电子设备通过检测器板处理模拟信号。在这里,我们报告16通道检测器板的开发。每个信号都由连续采样的模数转换器(ADC)进行数字化,然后由现场可编程门阵列(FPGA)处理以提取脉冲高度信息。前沿鉴别器创建一个时序边缘,该时序边缘由FPGA内部实现的时间数字转换器(TDC)进行“时间戳记”。来自每个通道的该数字信息被发送到服务于16个模拟通道的FPGA,然后该FPGA处理来自多个通道的信息,以执行逻辑以进行晶体查找,DOI计算,校准等。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
代理获取

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号