首页> 外文期刊>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems >Built-in-Self-Test of FPGAs With Provable Diagnosabilities and High Diagnostic Coverage With Application to Online Testing
【24h】

Built-in-Self-Test of FPGAs With Provable Diagnosabilities and High Diagnostic Coverage With Application to Online Testing

机译:具有可诊断性和高诊断覆盖率的FPGA的内置自测试及其在在线测试中的应用

获取原文
获取原文并翻译 | 示例
           

摘要

We present novel and efficient methods for built-in self-test (BIST) of field-programmable gate arrays (FPGAs) for detection and diagnosis of permanent faults in current, as well as emerging, technologies that are expected to have high fault densities. Our basic BIST methods can be used in both online and offline testing scenarios, although we focus on the former in this paper. We present 1- and 2-diagnosable BISTer designs that make up a ROving TEster (ROTE). Due to their provable diagnosabilities, these BISTers can avoid time-intensive adaptive diagnosis without significantly compromising diagnostic coverage—the percentage of faults correctly diagnosed. We also develop functional testing methods that test programmable logic blocks (PLBs) in only two circuit functions that will be mapped to them as the ROTE moves across a functioning FPGA. We extend our basic BISTer designs to those with test-pattern generators (TPGs) using multiple PLBs to more efficiently test the complex PLBs of current commercial FPGAs and to also prove the diagnosabilities of these designs. Simulation results show that our 1-diagnosable functional-test-based BISTer with a three-PLB TPG has very high diagnostic coverages—for example, for a random-fault distribution, our nonadaptive-diagnosis methods provide diagnostic coverages of 96% and 88% at fault densities of 10% and 25%, respectively, whereas the previous best nonadaptive-diagnosis method of the STAR-3 $times$ 2 BISTer has diagnostic coverages of about 75% and 55% at these fault densities.
机译:我们提出了用于现场可编程门阵列(FPGA)的内置自检(BIST)的新颖,有效方法,用于检测和诊断当前以及正在出现的,预期具有高故障密度的技术中的永久性故障。我们的基本BIST方法可用于在线和离线测试方案中,尽管我们将重点放在前者上。我们介绍了可组成流动纱车(ROTE)的1和2可诊断的BISTer设计。由于其可证明的可诊断性,这些BISTer可以避免耗时的自适应诊断,而不会显着损害诊断范围(正确诊断的故障百分比)。我们还开发了功能测试方法,这些功能测试方法仅在两个电路功能中测试可编程逻辑块(PLB),随着ROTE在功能正常的FPGA上移动时,这些功能将映射到它们。我们将基本的BISTer设计扩展到具有使用多个PLB的测试模式生成器(TPG)的设计,以更有效地测试当前商用FPGA的复杂PLB,并证明这些设计的可诊断性。仿真结果表明,我们的具有1个可诊断功能测试的BISTer和3个PLB TPG具有很高的诊断覆盖率-例如,对于随机故障分布,我们的非自适应诊断方法提供的诊断覆盖率分别为96%和88%在故障密度分别为10%和25%的情况下,而STAR-3乘以2 BISTer的先前最佳非自适应诊断方法在这些故障密度下的诊断覆盖率分别为75%和55%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号