首页> 外文期刊>Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on >FEATS: Framework for Explorative Analog Topology Synthesis
【24h】

FEATS: Framework for Explorative Analog Topology Synthesis

机译:特色:探索性模拟拓扑综合框架

获取原文
获取原文并翻译 | 示例
       

摘要

This paper proposes a new methodology for automated analog circuit synthesis, aiming to address the challenges known from other analog synthesis approaches: unsatisfactory time predictability due to stochastic-driven circuit generation methods, the dereliction of the creative part during the design process, and the inflexibility leading to synthesis tools, which mostly only handle just one circuit class. This contribution presents the underlying concepts and ideas to provide the predictability, flexibility, and creative freedom in order to elevate analog circuit design to the next step. A circuit generation algorithm is presented, which allows a full design-space exploration. Furthermore, an isomorphism algorithm is developed, which reduces a given set of circuits to its unique being one of the first methodologies addressing this issue. Thus, the algorithm handles vast amounts of circuits in a very efficient manner. The results demonstrate the claimed feasibility and applicability of the synthesis framework in general and in the context of system design.
机译:本文提出了一种用于模拟电路自动合成的新方法,旨在解决其他模拟合成方法所面临的挑战:由于随机驱动的电路生成方法而导致的时间可预测性不令人满意,设计过程中创造性零件的失调以及不灵活性导致了综合工具,这些工具大多只处理一种电路。这一贡献提出了潜在的概念和想法,以提供可预测性,灵活性和创造性,以便将模拟电路设计提升到下一步。提出了一种电路生成算法,该算法可以进行完整的设计空间探索。此外,开发了一种同构算法,该算法将给定的一组电路简化为唯一的电路,这是解决此问题的首批方法之一。因此,该算法以非常有效的方式处理大量电路。结果证明了总体上以及在系统设计的背景下,所要求的综合框架的可行性和适用性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号