首页> 外文期刊>IEEE transactions on circuits and systems . I , Regular papers >Deep Neural Network Acceleration Based on Low-Rank Approximated Channel Pruning
【24h】

Deep Neural Network Acceleration Based on Low-Rank Approximated Channel Pruning

机译:基于低秩近似信道修剪的深度神经网络加速度

获取原文
获取原文并翻译 | 示例
       

摘要

Acceleration and compression on deep Convolutional Neural Networks (CNNs) have become a critical problem to develop intelligence on resource-constrained devices. Previous channel pruning can be easily deployed and accelerated without specialized hardware and software. However, weight-level redundancy is not well explored in channel pruning, which results in a relatively low compression ratio. In this work, we propose a Low-rank Approximated channel Pruning (LAP) framework to tackle this problem with two targeted steps. First, we utilize low-rank approximation to eliminate the redundancy within filter. This step achieves acceleration, especially in shallow layers, and also converts filters into smaller compact ones. Then, we apply channel pruning on the approximated network in a global way and obtain further benefits, especially in deep layers. In addition, we propose a spectral norm based indicator to coordinate these two steps better. Moreover, inspired by the integral idea adopted in video coding, we propose an evaluator based on Integral of Decay Curve (IDC) to judge the efficiency of various acceleration and compression algorithms. Ablation experiments and IDC evaluator prove that LAP can significantly improve channel pruning. To further demonstrate the hardware compatibility, the network produced by LAP obtains impressive speedup efficiency on the FPGA.
机译:深度卷积神经网络(CNNS)的加速和压缩已成为在资源受限设备上开发智能的关键问题。在没有专门的硬件和软件的情况下,可以轻松地部署并加速之前的频道修剪。然而,在信道修剪中探讨了重量级冗余,这导致相对较低的压缩比。在这项工作中,我们提出了一个低秩近似的信道修剪(LAP)框架,以用两个目标步骤解决这个问题。首先,我们利用低秩近似来消除过滤器内的冗余。该步骤实现了加速度,尤其是浅层,并且还将滤波器转换为更小的紧凑型。然后,我们以全球化方式在近似网络上应用频道修剪,并获得进一步的益处,尤其是深层。此外,我们提出了一种基于光谱标准的指示器,可以更好地协调这两个步骤。此外,通过视频编码中采用的积分理念的启发,我们提出了一种基于衰减曲线(IDC)积分的评估者,以判断各种加速度和压缩算法的效率。消融实验和IDC评估员证明了膝盖可以显着提高信道修剪。为了进一步证明硬件兼容性,LAP生产的网络在FPGA上获得了令人印象深刻的加速效率。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号