首页> 外文期刊>IEE proceedings. Part G, Circuits, devices and systems >Performance of phase-locked loop frequency synthesiser usingaccumulative phase detector
【24h】

Performance of phase-locked loop frequency synthesiser usingaccumulative phase detector

机译:使用累积相位检测器的锁相环频率合成器的性能

获取原文
获取原文并翻译 | 示例
获取外文期刊封面目录资料

摘要

The performance of phase-locked loop circuits is criticallyndependent on the phase detector design. The author considers the use ofnan unusual phase detector that is capable of linear operation over annarbitrarily wide operating range. This provides the benefits ofnanalytically predictable transient behaviour, without cycle slipping,nunder all likely conditions of operation and with the prospect ofnimproved acquisition speed. The behaviour of phase-locked loopsnincorporating such a design is demonstrated analytically andnsubsequently confirmed by experimental results
机译:锁相环电路的性能在很大程度上取决于鉴相器的设计。作者考虑使用能够在任意宽工作范围内线性工作的南异常相位检测器。这提供了在所有可能的操作条件下以及可提高采集速度的前景下,具有可分析预测的瞬态行为的优点,而不会出现周期滑移。分析性地证明了结合了这种设计的锁相环的行为,随后通过实验结果证实了这一点。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号