In this paper, we discuss the microarchitecture, design, and verification of two IBM System z10™ I/O (input/output) chips: the z10™ hub chip, an InfiniBande host channel adapter with IBM-proprietary enhancements, and the InfiniBand memory bus adapter (MBA) chip, an InfiniBand-to-self-timed-interface fanout chip for attaching legacy I/O. Designing and verifying these chips presented many challenges. We describe our transaction- and packet-tracking concepts and the use of communication groups that emulate the behavior of logical partitions and their role in handling error and recovery cases. A novel technique has been employed to ensure that design implementation and architectural register definitions are consistent in a fully automated approach. Finally, we describe our approach to improving self-test coverage, which is based on an automated process of test-point insertion.
展开▼
机译:在本文中,我们讨论了两种IBM System z10™I / O(输入/输出)芯片的微体系结构,设计和验证:z10™集线器芯片,具有IBM专有增强功能的InfiniBande主机通道适配器和InfiniBand内存总线适配器(MBA)芯片,一种用于连接旧I / O的InfiniBand到自定时接口扇出芯片。设计和验证这些芯片提出了许多挑战。我们描述了事务跟踪和数据包跟踪的概念以及模拟逻辑分区的行为及其在处理错误和恢复情况中的作用的通信组的使用。已采用一种新颖的技术来确保设计实现和体系结构寄存器定义在全自动方法中保持一致。最后,我们介绍了基于自动插入测试点的过程来改善自测范围的方法。
展开▼