...
机译:基于控制器的全数字锁相环的分析
Graduate School of Engineering Osaka University 2-1 Yamada-oka, Suita-shi Osaka 565-0871, Japan;
Graduate School of Engineering Osaka University 2-1 Yamada-oka, Suita-shi Osaka 565-0871, Japan;
Graduate School of Engineering Osaka University 2-1 Yamada-oka, Suita-shi Osaka 565-0871, Japan;
Graduate School of Engineering Osaka University 2-1 Yamada-oka, Suita-shi Osaka 565-0871, Japan;
Graduate School of Engineering Osaka University 2-1 Yamada-oka, Suita-shi Osaka 565-0871, Japan;
all-digital phase-locked loop; phase interpolator; z-domain; s-domain; steady-state error;
机译:勘误表:基于控制器的全数字锁相环的分析
机译:基于时间到数字转换器的全数字锁相环和鉴频器的量化噪声分析
机译:自采样全数字锁相环网络的同步分析
机译:相位域全数字锁相环的信号和定时分析,具有参考升降机构
机译:全数字锁相环(ADPLL)的分析和硬化对单事件辐射效应
机译:用有限元和应变分析对脉冲锁相环脉冲锁相循环系统的脉冲锁相环系统评价
机译:基于FPGA的新型全数字锁相环的建模与分析