Design implementation of ATM switch with input priority and distributed output buffers

摘要

A switch architecture for ATM is described which uses a simple priority module to resolve input contention and a distributed design to permit transfer of input cells to the first free output buffer. The switch has been synthesised using VHDL software and a target generic library and can operate at speeds <400 Mbit/s.