FPGA design suite cuts power, eases updates

摘要

The ISE Design Suite version 12 FPGA development software package has added intelligent clock-gating technology that reduces dynamic power consumption by as much as 30%. The suite also provides advances in timing-driven design preservation, AMBA 4 AXI4-complaint IP support, and an intuitive design flow with partial reconfiguration capabilities.