...
首页> 外文期刊>Electron Devices, IEEE Transactions on >A Novel Transmission-Line Deembedding Technique for RF Device Characterization
【24h】

A Novel Transmission-Line Deembedding Technique for RF Device Characterization

机译:用于射频设备表征的新型传输线去嵌入技术

获取原文
获取原文并翻译 | 示例
           

摘要

A novel transmission-line deembedding technique is presented in this paper. With this technique, the left- and right-side ground–signal–ground probe pads can be extracted directly using two transmission-line test structures of length $L$ and $ hbox{2}L$. An additional through structure is designed using via-stack deembedding, which is unique among current deembedding methods. The advantages of the proposed method include the following: 1) smaller silicon area; 2) discontinuity between the pad and interconnect; 3) substrate coupling and contact effects; and 4) employment of via-stack deembedding. The proposed novel methodology is a great breakthrough in the area of ultrahigh-frequency deembedding and should enable more accurate RF models to be developed. In the proposed methodology, intrinsic slow-wave CPW transmission-line structures are placed on the interlevel metallization layers, as they are the most appropriate RF device for cascade-based deembedding method involving the via-stack deembedding technique. Experimental results have demonstrated that attenuation loss and wavelength can be optimized by changing the metal density and the position of the metal layer on the floating shields. Both measurement and electromagnetic-wave simulations were performed up to 50 GHz. With a shortened wavelength, a reduction in silicon area of more than 66% can be achieved by using optimized slot-type floating shields.
机译:本文提出了一种新颖的传输线去嵌入技术。使用这种技术,可以使用长度为$ L $和$ hbox {2} L $的两个传输线测试结构直接提取左侧和右侧的接地信号接地探针垫。使用通孔堆叠去嵌入设计了一种附加的穿通结构,这在当前的去嵌入方法中是独一无二的。所提出的方法的优点包括:1)较小的硅面积; 2)焊盘和互连之间的不连续性; 3)基板耦合和接触效应; 4)使用通孔堆叠去嵌入。所提出的新颖方法是超高频去嵌入领域的重大突破,应能开发出更准确的RF模型。在所提出的方法中,固有的慢波CPW传输线结构被放置在层间金属化层上,因为它们是涉及过孔堆叠去嵌入技术的基于级联的去嵌入方法的最合适的RF器件。实验结果表明,通过改变金属密度和浮动屏蔽上金属层的位置,可以优化衰减损耗和波长。测量和电磁波仿真都在高达50 GHz的频率下进行。在缩短波长的情况下,通过使用优化的缝隙式浮动屏蔽,可以减少超过66%的硅面积。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号