首页> 外文期刊>Electron Devices, IEEE Transactions on >Design of Novel High- (Q) Multipath Parallel-Stacked Inductor
【24h】

Design of Novel High- (Q) Multipath Parallel-Stacked Inductor

机译:新型高 (Q) 多径并联堆叠电感器的设计

获取原文
获取原文并翻译 | 示例
           

摘要

In this brief, we present a novel multipath parallel-stacked inductor structure that significantly reduces the current crowding effects. Both the metal layers of the parallel stack are divided into multiple segments and crossovers are provided midway of each turn to steer the current in such a way that all its segments have equal path lengths. Following the multipath architecture, prototype inductor structures are fabricated in a 0.18-m high-resistivity silicon-on-insulator technology using a dual thick metal stack process. Measurements show >30% improvement in quality factor () with the proposed architecture when compared with a standard parallel-stacked inductor. The improvement achieved by the proposed inductor structure is shown to increase with the spiral thickness making them suitable for both radio frequency circuits and DC–DC buck converters without having to use magnetic materials. Via resistance is shown to limit the improvement possible with proposed inductor configuration.
机译:在本文中,我们提出了一种新颖的多径并联堆叠电感器结构,该结构可显着降低电流拥挤效应。平行叠层的两个金属层都分成多个段,并且在每匝的中间设置交叉点,以使电流转向,使其所有段具有相等的路径长度。遵循多路径架构,原型电感器结构采用双重厚度金属堆叠工艺,以0.18-m高电阻率的绝缘体上硅技术制造。与标准的平行堆叠电感器相比,测量结果表明,所提出的架构可使品质因数()提高30%以上。所提出的电感器结构实现的改进表明,随着螺线厚度的增加而增加,从而使其既适用于射频电路又适用于DC-DC降压转换器,而无需使用磁性材料。所示的通孔电阻会限制建议的电感器配置可能带来的改善。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号