首页> 外文期刊>IEEE Transactions on Electron Devices >Design Optimization of Thin-Film Transistors Based on a Metal–Substrate–Semiconductor Architecture for High DC Voltage Sensing
【24h】

Design Optimization of Thin-Film Transistors Based on a Metal–Substrate–Semiconductor Architecture for High DC Voltage Sensing

机译:基于金属-衬底-半导体架构的薄膜晶体管设计优化,用于高直流电压感测

获取原文
获取原文并翻译 | 示例
           

摘要

We discuss the potential application of high dc voltage sensing using thin-film transistors (TFTs) on flexible substrates. High voltage sensing has potential applications for power transmission instrumentation. For this, we consider a gate metal–substrate–semiconductor architecture for TFTs. In this architecture, the flexible substrate not only provides mechanical support but also plays the role of the gate dielectric of the TFT. Hence, the thickness of the substrate needs to be optimized for maximizing transconductance, minimizing mechanical stress, and minimizing gate leakage currents. We discuss this optimization, and develop n-type and p-type organic TFTs using polyvinyldene fluoride as the substrate-gate insulator. Circuits are also realized to achieve level shifting, amplification, and high drain voltage operation.
机译:我们讨论了在柔性基板上使用薄膜晶体管(TFT)进行高直流电压传感的潜在应用。高压感应在电力传输仪表中具有潜在的应用。为此,我们考虑了TFT的栅极金属-衬底-半导体架构。在这种架构中,柔性基板不仅提供机械支撑,而且还起到了TFT栅极电介质的作用。因此,基板的厚度需要被优化以最大化跨导,最小化机械应力以及最小化栅极泄漏电流。我们讨论此优化,并开发使用聚偏二氟乙烯作为衬底栅绝缘体的n型和p型有机TFT。还实现电路以实现电平转换,放大和高漏极电压操作。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号