Calypto Design Systems has for some time now successfully leveraged its core technology-sequential analysis of synchronous logic circuits-into a full suite of tools to reduce power consumption. Analyzing your RTL (register-transfer-level) logic, the Calypto tools identify opportunities to apply fine-grained clock gating and fine-grained use of sleep modes in memory instances.
展开▼