Multilevel logic minimization using K-map XOR patterns

摘要

Entered variable XOR patterns are used in compressed Karnaugh maps to achieve gate-level minimum functions not possible with standard SOP and POS forms. Procedures are given for minimum cover extraction and verification. The design of a simple ALU illustrates multilevel-multiple output optimization.