首页>
外国专利>
Vector logic techniques for multilevel minimization with multiple outputs
Vector logic techniques for multilevel minimization with multiple outputs
展开▼
机译:用于多输出的多级最小化的矢量逻辑技术
展开▼
页面导航
摘要
著录项
相似文献
摘要
Very complex (multilevel) logical expressions are represented in a vector format. The logic is simplified by identifying opposing couples (a literal and its negation) and replacing symmetrical logic expressions attached to the opposing couples with a single version. Significant simplification of the logic can thus be achieved that is suitable for applications in CAD/CAM and in design and manufacture of integrated circuits. The simplification results in increased reliability, lower cost and faster circuits. Techniques for simplifying circuits with multiple outputs are also described.
展开▼