...
首页> 外文期刊>EURASIP journal on advances in signal processing >Prototype Implementation of Two Efficient Low-Complexity Digital Predistortion Algorithms
【24h】

Prototype Implementation of Two Efficient Low-Complexity Digital Predistortion Algorithms

机译:两种有效的低复杂度数字预失真算法的原型实现

获取原文
           

摘要

Predistortion (PD) lineariser for microwave power amplifiers (PAs) is an important topic of research. With larger and larger bandwidth as it appears today in modern WiMax standards as well as in multichannel base stations for 3GPP standards, the relatively simple nonlinear effect of a PA becomes a complex memory-including function, severely distorting the output signal. In this contribution, two digital PD algorithms are investigated for the linearisation of microwave PAs in mobile communications. The first one is an efficient and low-complexity algorithm based on a memoryless model, called the simplicial canonical piecewise linear (SCPWL) function that describes the static nonlinear characteristic of the PA. The second algorithm is more general, approximating the pre-inverse filter of a nonlinear PA iteratively using a Volterra model. The first simpler algorithm is suitable for compensation of amplitude compression and amplitude-to-phase conversion, for example, in mobile units with relatively small bandwidths. The second algorithm can be used to linearise PAs operating with larger bandwidths, thus exhibiting memory effects, for example, in multichannel base stations. A measurement testbed which includes a transmitter-receiver chain with a microwave PA is built for testing and prototyping of the proposed PD algorithms. In the testing phase, the PD algorithms are implemented using MATLAB (floating-point representation) and tested in record-and-playback mode. The iterative PD algorithm is then implemented on a Field Programmable Gate Array (FPGA) using fixed-point representation. The FPGA implementation allows the pre-inverse filter to be tested in a real-time mode. Measurement results show excellent linearisation capabilities of both the proposed algorithms in terms of adjacent channel power suppression. It is also shown that the fixed-point FPGA implementation of the iterative algorithm performs as well as the floating-point implementation.
机译:微波功率放大器(PA)的预失真(PD)线性化器是研究的重要课题。随着现代WiMax标准以及3GPP标准的多通道基站中出现的带宽越来越大,PA的相对简单的非线性效应成为包括功能在内的复杂存储器,严重扭曲了输出信号。在此贡献中,研究了两种数字PD算法,以实现移动通信中微波PA的线性化。第一个是基于无记忆模型的高效且低复杂度的算法,称为简单规范分段线性(SCPWL)函数,该函数描述了PA的静态非线性特性。第二种算法更通用,使用Volterra模型迭代地逼近非线性PA的前置逆滤波器。第一种较简单的算法适用于例如在带宽相对较小的移动单元中补偿振幅压缩和振幅至相位转换。第二种算法可用于线性化以较大带宽工作的PA,从而在多通道基站中表现出存储效应。构建了一个包括带有微波PA的发射器-接收器链的测量测试台,用于测试和设计所提出的PD算法。在测试阶段,PD算法使用MATLAB(浮点表示)实现,并在记录和回放模式下进行测试。然后,使用定点表示在现场可编程门阵列(FPGA)上实现迭代PD算法。通过FPGA实现,可以在实时模式下测试逆前滤波器。测量结果表明,两种算法在相邻信道功率抑制方面均具有出色的线性化能力。还显示了迭代算法的定点FPGA实现与浮点实现一样出色。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号