Relevance of Grooved NMOSFETS in Ultra Deep Submicron Region in Low Power Applications

摘要

To manage the increasing static leakage in low power applications, solutions for leakage reduction are sought at the device design and process technology levels. In this paper, 90nm, 70nm and 50 nm grooved- gate nMOS devices are simulated using Silvaco de