Low Power-Area Efficient 1bit Full Adder with Modified Gated Diffusion Input Technique

摘要

Low power design has become one of the primary focuses in digital VLSI circuits, especially in clocked devices like microprocessor and portable devices. Optimization of several devices for speed and power is a significant issue in lowvoltage and lowpower