Implementation of 64-Point Reconfigurable FFT Processor for ASIP Architecture

摘要

In this paper a novel architecture of ASIP for a reconfigurable FFT is proposed. The proposed design implements a reconfigurable 64 points FFT processor for unsigned real numbers. By changing the value of integer constant we can design 2, 4, 8, 16, 32 and