Design and Development of a High Speed Pipelined-Cyclic ADC with 1.5 bits/Stage Error Correction

摘要

The paper describes an improved architecture of an 8-bit Analog to Digital Converter (ADC) based upon both the traditional Pipeline and the Cyclic ADC architectures. Cyclic ADC has a very low component count but the flip side is that it has a very low spe