首页> 外文期刊>Cryptography >Analysis of Entropy in a Hardware-Embedded Delay PUF
【24h】

Analysis of Entropy in a Hardware-Embedded Delay PUF

机译:硬件嵌入式延迟PUF中的熵分析

获取原文
           

摘要

The magnitude of the information content associated with a particular implementation of a Physical Unclonable Function (PUF) is critically important for security and trust in emerging Internet of Things (IoT) applications. Authentication, in particular, requires the PUF to produce a very large number of challenge-response-pairs (CRPs) and, of even greater importance, requires the PUF to be resistant to adversarial attacks that attempt to model and clone the PUF (model-building attacks). Entropy is critically important to the model-building resistance of the PUF. A variety of metrics have been proposed for reporting Entropy, each measuring the randomness of information embedded within PUF-generated bitstrings. In this paper, we report the Entropy, MinEntropy, conditional MinEntropy, Interchip hamming distance and National Institute of Standards and Technology (NIST) statistical test results using bitstrings generated by a Hardware-Embedded Delay PUF called HELP. The bitstrings are generated from data collected in hardware experiments on 500 copies of HELP implemented on a set of Xilinx Zynq 7020 SoC Field Programmable Gate Arrays (FPGAs) subjected to industrial-level temperature and voltage conditions. Special test cases are constructed which purposely create worst case correlations for bitstring generation. Our results show that the processes proposed within HELP to generate bitstrings add significantly to their Entropy, and show that classical re-use of PUF components, e.g., path delays, does not result in large Entropy losses commonly reported for other PUF architectures.
机译:与物理不可克隆功能(PUF)的特定实现相关的信息内容的大小对于新兴物联网(IoT)应用程序的安全性和信任至关重要。特别是身份验证,要求PUF产生大量的质询-响应对(CRP),更重要的是,要求PUF抵抗试图建模和克隆PUF的对抗攻击(模型-建立攻击)。熵对于PUF的模型建立阻力至关重要。已经提出了用于报告熵的各种度量,每个度量都测量嵌入在PUF生成的位串中的信息的随机性。在本文中,我们使用由硬件嵌入式延迟PUF(称为HELP)生成的位串报告了熵,最小熵,条件最小熵,芯片间汉明距离和美国国家标准技术研究院(NIST)的统计测试结果。这些位串是从在500份HELP硬件实验中收集的数据中生成的,这些数据是在受工业级温度和电压条件影响的一套Xilinx Zynq 7020 SoC现场可编程门阵列(FPGA)上实现的。构建了特殊的测试用例,目的是为位串生成故意创建最坏情况的相关性。我们的结果表明,HELP中提出的生成位串的过程大大增加了它们的熵,并表明PUF组件的经典重用(例如路径延迟)不会导致其他PUF体系结构通常报告的巨大熵损失。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号