...
首页> 外文期刊>Connector Specifier >System-level connector design boosts high-speed applications
【24h】

System-level connector design boosts high-speed applications

机译:系统级连接器设计促进了高速应用

获取原文
获取原文并翻译 | 示例

摘要

Low-power electronic systems using less than 2% of specified power, and memory modules that break the long-standing memory-performance bottleneck are not fantasies. Real possibilities can be gained with a thorough reexamination of the electronic interconnection architecture and a reconsideration of both electronic connector design and how they are used. Framing these opportunities in light of examples gives an appropriate background to fully understand these low-power memory solutions. Stringent cost restrictions make it increasingly difficult to satisfy the performance demands placed on electronic products and systems. While in the past the problem could be segmented and dealt with piecemeal to meet cost and performance needs, it is clear that this approach has a limited future.
机译:使用低于指定功率2%的低功率电子系统,以及打破长期存储性能瓶颈的存储模块,都不是幻想。彻底重新审视电子互连体系结构并重新考虑电子连接器设计及其使用方式,才能获得真正的可能性。根据示例来确定这些机会,为充分理解这些低功耗存储解决方案提供了适当的背景。严格的成本限制使得满足电子产品和系统对性能的要求越来越困难。虽然过去可以将问题细分并逐步解决以满足成本和性能需求,但很明显,这种方法的前途有限。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号