首页> 外文期刊>Circuits and Systems II: Express Briefs, IEEE Transactions on >X-Band 6-Bit SiGe BiCMOS Multifunctional Chip With +12 dBm IP1dB and Flat-Gain Response
【24h】

X-Band 6-Bit SiGe BiCMOS Multifunctional Chip With +12 dBm IP1dB and Flat-Gain Response

机译:X频段6位SiGe BICMOS多功能芯片,具有+12 dBm IP1DB和平坦增益响应

获取原文
获取原文并翻译 | 示例
           

摘要

This brief presents an X-Band 6-bit multifunctional chip, implemented in 0.25-mu m SiGe BiCMOS technology. The design achieves +12 dBm of input-referred compression point (IP1dB) and a flat gain profile, which are critical for the system integration. It consists of a phase shifter (PS), attenuator, and a driver amplifier. The order of the blocks is determined by considering the power handling capability of blocks. The T- and Pi-type attenuation networks are cascaded to cover 32-dB of range with 0.5 dB steps by favoring reverse-saturated HBTs as bit switches for a lower loss. A vector sum topology realizes the phase control of the multifunctional chip. An interwound transformer and a 2nd-order RC poly-phase filter generate I/Q networks with low phase error. The outputs of each 6-bit variable gain amplifiers are summed to obtain the desired phase shift. A cascode amplifier with a series R-C network flattens the gain behavior of the PS and attenuator. The multifunctional chip employs a serial-toperipheral interface circuit to ease the phase/amplitude control. The measurement results show state-of-the-art performances at X-Band with less than 4 degrees/0.57 dB RMS phase/amplitude errors, respectively. Its insertion loss varies +/- 0.72 dB over the defined bandwidth. The design achieves a +12 dBm IP1dB while consuming 143.5 mW of power in an area of 3.25 mm(2). To the best of authors' knowledge, the presented work achieves the best amplitude and phase resolution, and the highest linearity performance among similar works in the literature.
机译:本简要介绍了一个X频段6位多功能芯片,在0.25-mu M SiGe Bicmos技术中实现。该设计实现了+12 dBm的输入引用压缩点(IP1DB)和平坦增益配置文件,这对于系统集成至关重要。它包括相移器(PS),衰减器和驱动放大器。通过考虑块的功率处理能力来确定块的顺序。通过偏好的饱和Hbts级联覆盖T-和PI型衰减网络以覆盖32-DB的范围。矢量SUM拓扑实现多功能芯片的相位控制。 Interworn Transformer和2nd Order RC多相滤波器生成具有低相位误差的I / Q网络。每个6位可变增益放大器的输出总结以获得所需的相移。具有系列R-C网络的CASCODE放大器平衡PS和衰减器的增益行为。多功能芯片采用串口拓扑接口电路来缓解相位/幅度控制。测量结果分别显示出X波段的最先进的性能,分别在X波段处,分别具有小于4度/ 0.57dB的RMS相位/幅度误差。它的插入损耗在定义的带宽上变化+/- 0.72 dB。该设计达到A + 12 dBm IP1DB,同时消耗143.5兆瓦的电力,面积为3.25mm(2)。据作者所知,所提出的工作实现了最佳幅度和相位分辨率,以及文献中类似作品之间的最高线性性能。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号