Design and implementation of 1 GHz high speed data acquisition system

摘要

With the development of current electronic technology, numerous high-speed data acquisition systems provide a variety of potential benefits. This article describes a high-speed data acquisition system which consists of ECL logic and TTL logic devices, samples and stores data with a 1 GHz Hz clock. This system is accomplished easily and works stably. A performance test of this system has been undertaken and the results show that the effective number of bits (ENOB) is more than 6.5 bits.