首页> 外文期刊>IEEE Transactions on Advanced Packaging >Design of integrated low noise amplifiers (LNA) using embedded passives in organic substrates
【24h】

Design of integrated low noise amplifiers (LNA) using embedded passives in organic substrates

机译:在有机基板中使用嵌入式无源元件的集成式低噪声放大器(LNA)设计

获取原文
获取原文并翻译 | 示例
           

摘要

The noise figure of a low noise amplifier (LNA) is a function of the quality factor of its inductors. The lack of high-Q inductors in silicon has prevented the development of completely integrated complementary metal oxide semiconductor (CMOS) LNAs for high sensitivity applications like global system for mobile communications (GSM) (1.9 GHz) and wideband code-division multiple-access (W-CDMA) (2.1GHz). Recent developments in the design of high-Q inductors (embedded in low cost integrated circuit (IC) packages) have made single-package integration of RF front-ends feasible. These embedded passives provide a viable alternative to using discrete elements or low-Q on-chip passives, for achieving completely integrated solutions. Compared to on-chip inductors with low Q values and discrete passives with fixed Qs, the use of these embedded passives also leads to the development of the passive Q as a new variable in circuit design. However, higher Q values also result in new tradeoffs, particularly with respect to device size. This paper presents a novel optimization strategy for the design of completely integrated CMOS LNAs using embedded passives. The tradeoff of higher inductor size for higher Q has been adopted into the LNA design methodology. The paper also presents design issues involved in the use of multiple embedded components in the packaging substrate, particularly with reference to mutual coupling between the passives and reference ground layout.
机译:低噪声放大器(LNA)的噪声系数是其电感器品质因数的函数。硅中缺乏高Q电感器已阻碍了针对高灵敏度应用(例如全球移动通信系统(GSM)(1.9 GHz)和宽带码分多址())的完全集成互补金属氧化物半导体(CMOS)LNA的开发。 W-CDMA)(2.1GHz)。高Q电感器设计的最新进展(嵌入低成本集成电路(IC)封装中)使RF前端的单封装集成成为可能。这些嵌入式无源器件为实现完全集成的解决方案提供了一种替代方案,可替代使用分立元件或低Q片上无源器件。与具有低Q值的片上电感器和具有固定Qs的离散无源元件相比,这些嵌入式无源元件的使用还导致无源Q的发展成为电路设计中的新变量。但是,较高的Q值也会导致新的折衷,尤其是在器件尺寸方面。本文提出了一种新的优化策略,用于使用嵌入式无源器件设计完全集成的CMOS LNA。 LNA设计方法已采用较高电感尺寸对较高Q的权衡。本文还提出了在包装基板中使用多个嵌入式组件所涉及的设计问题,特别是有关无源器件和参考接地布局之间的相互耦合的设计问题。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号