首页> 中文期刊>实验室研究与探索 >基于SOPC的FPGA NiosⅡ嵌入式等精度频率计设计

基于SOPC的FPGA NiosⅡ嵌入式等精度频率计设计

     

摘要

为了提高频率计的测量精度和系统性能,一方面对传统的等精度频率计的测量方法进行改进,另一方面采用SOPC设计技术,FPGA芯片上配置NiosⅡ嵌入式软核处理器的系统实现方案.利用FPGA高速数据处理能力实现对各参数的测量计数,软核处理器优良的数据处理能力实现对频率、周期、脉冲宽度和占空比的计算及显示.结果表明该频率计系统性能优良、测量精度高、成本低、体积小.%In order to improve the measurement accuracy and system performance of frequency meter,on the one hand, the measurement method of traditional equal precision frequency meter was analyzed and improved;on the other hand,the system implementation of configuration of embedded Nios II soft-core processors on FPGA chip was proposed based on SOPC. High-speed data processing capabilities of FPGA was used to achieve measuring and counting of the various parameters. Soft-core processor of excellent data processing capability was used to achieve calculation and display of the frequency , period, pulse width and duty cycle. Testing results show that the frequency meter has good performance, high accuracy,low cost,and small size.

著录项

相似文献

  • 中文文献
  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号